deutsch  | Home | Legals | Data Protection | KIT

Praktikum Entwurf digitaler Systeme

Praktikum Entwurf digitaler Systeme
type: Praktikum (P) links:
semester: SS 2019
start: 25.04.2019
lecturer:

Prof. Dr.-Ing. Dr. h. c. Jürgen Becker
Betreuer: Augusto Hoppe, Simon Reder

 

sws: 4
lv-no.: 2311637
information:

Die Veranstaltung ist deckungsgleich mit der englischsprachigen Variante „Digital Hardware Design Laboratory (DHL)"

Die Anmeldung für das Praktikum erfolgt online über das ILIAS Portal des KIT mit dem Beitritt zu dem entsprechenden ILIAS-Kursraum (siehe https://ilias.studium.kit.edu/goto.php?target=crs_941407).

Die Anmeldung ist ab dem 1. April 2019 freigeschaltet. Die Vorbesprechung findet am Donnerstag, den 25. April 2019 um 14.00 Uhr im Poolraum 115 (Engesserstr. 5, Gebäude 30.10) des Instituts für Technik der Informationsverarbeitung (ITIV) statt. Die Praktikumstermine finden wöchentlich jeweils montags von 14:00 bis 18:00 Uhr statt. An den Terminen herrscht Anwesenheitspflicht. Bei hoher Teilnehmerzahl wird ggf. ein zweiter Termin donnerstags von 14:00 bis 18:00 Uhr angeboten.

Die Zahl der Praktikumsplätze ist begrenzt. Die Online-Anmeldung garantiert noch keine Teilnahme am Praktikum. Die endgültige Entscheidung über die Teilnahme und die Terminzuteilung kann erst in der Vorbesprechung erfolgen. Studierende, für die das Praktikum ein Pflichtfach ist, haben dabei Vorrang.

Praktikum Entwurf digitaler Systeme (PES)/ Digital Hardware Design Laboratory (DHL)

Prerequisites

Fundamentals of Electronic Systems Design (e.g. SAE, course code 23606, HSO, course code 23619 and HMS, course code 23608).

 

 

Contents

The Digital Hardware Design Laboratory (DHL) is part of the TivSeg laboratory projects at ITIV. This laboratory focuses on the FPGA logic of the TivSeg system, which is responsible for processing camera input data. The FPGA-based image processing subsystem represents the basic prerequisite for autonomously driving segways.

In this laboratory, students practically apply development and simulation techniques known from the lectures. In DHL, students use the development and synthesis tools from Xilinx as well as the simulation tool ModelSim from Mentor Graphics, which are both widely-used in the industry. The sources developed in the laboratory are tested on an industrial grade hardware platform.
The target platform of the laboratory is the Digilent ZEDBOARD, which is equipped with a Xilinx Zynq System-on-Chip (SoC). The Zynq combines FPGA logic modules with a dual core ARM processor on a single chip.

In the first part of the laboratory, students learn the fundamentals of the synthesis and simulation tools as well as the hardware description language Very High Speed Integrated Circuit Hardware Description Language (VHDL). An introduction to the laboratory including the handling of the different tools and learning VHDL is given during the first four laboratory afternoons.
First of all, students are introduced to the basic components of an FPGA and learn how to create bitstreams, which can be used to program the FPGA. Subsequently, basic knowledge on the creation of testbenches is imparted, which enable students to verify their self-written modules. An additional laboratory afternoon focuses on describing finite state machines in VHDL, which are essential for the flow control in hardware designs. Furthermore, students learn to instantiate highly optimized hard-blocks, which can simplify the design of complex circuits tremendously. During the last introduction afternoon, students learn how to develop their own VHDL-modules based on given boundary conditions.
This is done by means of the implementation of an efficient signed –divider module. Additionally, the connection of self-written components to the bus system of the Zynq ARM processor is imparted.

In the subsequent actual implementation part of the laboratory, students develop a hardware accelerator for camera image processing using the Zynq FPGA module. The RGB data provided by the camera is read out by the ARM processor, which transmits it to the FPGA logic using the bus system. The logic then extracts prominent areas (regions) from the image and transmits the results back to the processor. The processor can now control the TivSeg system based on this information or visualize the detected regions on a monitor connected to the HDMI interface of the ZEDBOARD.