Patrick Schmidt, M. Sc
- Group: Prof. Becker
- Room: 226
- Phone: +49 721 608-41315
- patrick schmidt2∂ kit edu
High-Level Synthesis for AI Accelerators
In order to reduce the design time of AI accelerators the field of High-Level Synthesis has gained traction. It moves the design from traditional HDL languages to a more abstract level, such as SystemC or C++, and enable the designer to rapidly evaluate different architectures. Since AI accelerators are very datapath heavy, they are a good fit for this way of modelling them as they can easily be described algorithmically. Through these methods, designers can focus on the architecture while low-level modelling, such as pipelining and interfaces, can be handled by the tools.
AI Accelerator Verification
New design methods, such as HLS or HGL, enable the rapid development of new accelerator architectures. However, the verification process is still lacking in speed. While in the past extensive simulations of the design were performed in order to verify it, formal methods are becoming more common. They aim to mathematically proof the correctness of the design through means such as symbolic evaluation. Traditional bottlenecks, such as a large controlpath, are not an issue in AI accelerators as the minimize control logic. These design differences can be exploited to speed up the verification process.
Security Verification of AI Accelerators
With recent advances, dedicated AI accelerators have found their way into a multitude of security critical use cases. Ensuring that these architectures provide secure inference of NNs becomes an important task. Hardware trojans are one possible attack vector. They try to leak information about the state of the accelerator to the outside in order to, for example, leak the trained parameters of the network. Certain formal methods can be employed during the design phase to find these attackers on an IP level.
|Concept and development of high-performance hardware accelerators for neural networks||Bachelor/Master thesis|
|Implementation of a hardware accelerator for neural networks for processing radar data||Masterarbeit|
|Parallel result validation of AI accelerators using most neuron activation monitor||Masterarbeit|